

	Type	L #	Hits	Search Text	DBs	Time Stamp
1	BRS	L1	176	(ohmic adj contact ) same Ni same Ti	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB	2001/09/13 15:56
2	BRS	L2	7	(ohmic adj contact ) and ( InGaAs same Ni same Ti )	USPAT; US-PGP UB; EPO; JPO; DERWEN T; IBM TDB	2001/09/13 15:56

	Type	Hits	Search Text	DBs	Time Stamp
1	BRS	1251	(ohmic adj contact ) and ( InGaAs or InAs or InGap )	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/12 14:17
2	BRS	611	((ohmic adj contact ) and ( InGaAs or InAs or InGap )) and ( Ti or Mo or W or TiW or silicide or borides )	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13 09:41
3	BRS	1678	(ohmic adj contact ) and ( InGaAs or InAs or InGap or InP or InAlAs or InGaASP or GaSb or InGaSb ) and ( Pt or Pd or Ru or V or Au or Co or Ti or Mo or W or TiW or silicide or borides )	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13 09:41
4	BRS	144	((ohmic adj contact ) and ( InGaAs or InAs or InGap or InP or InAlAs or InGaASP or GaSb or InGaSb ) and ( Pt or Pd or Ru or V or Au or Co or Ti or Mo or W or TiW or silicide or borides ) ) and HBT	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13 09:42

Type	Hits	Search Text	DBs	Time Stamp
5	BRS 50	((ohmic adj contact ) and ( InGaAs or InAs or InGaP or InP or InAlAs or InGaASP or GaSb or InGaSb ) and ( Pt or Pd or Ru or V or Au or Co or Ti or Mo or W or TiW or silicide or borides ) ) and HBT) not (((ohmic adj contact ) and ( InGaAs or InAs or InGaP or InP or InAlAs or InGaASP or GaSb or InGaSb ) and ( Pt or Pd or Ru or V or Au or Co or Ti or Mo or W or TiW or silicide or borides ) ) and ( heterojunction adj bipolar adj transistor ))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13 09:43
6	BRS 131	((ohmic adj contact ) and ( InGaAs or InAs or InGaP or InP or InAlAs or InGaASP or GaSb or InGaSb ) and ( Pt or Pd or Ru or V or Au or Co or Ti or Mo or W or TiW or silicide or borides ) ) and ( heterojunction adj bipolar adj transistor ))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM TDB	2001/09/13 09:43

DOCUMENT-IDENTIFIER: US 6235547 B1  
TITLE: Semiconductor device and method of fabricating the same

BSPR:  
For instance, there can be found many reports wherein the quantum wire structure is fabricated by forming a stripe mask on a (001) face of a III-V group compound semiconductor such as GaAs and InP, either etching exposed areas, which are not covered by the stripe mask, to thus form a so-called V-shaped groove section and then growing a multilayered semiconductor film constituting the hetero junction structure or growing the multilayered semiconductor film directly on the (001) face of the III-V group compound semiconductor in areas, which are not covered by the stripe mask.

BSPR:  
FIGS. 41A and 41B show a natural forming technique of the quantum dot. An AlGaAs buffer layer 212 and a GaAs layer 213 are formed in that order by epitaxial growth on a GaAs substrate 211 having (111) surfaces. An InGaAs layer 214 in which In composition is set to about 0.5 so as to have large lattice mismatching is grown on the GaAs layer 213, and a GaAs layer 215 is grown thereon. By either selecting growth temperature or executing annealing process after the epitaxial growth, spherical areas 216 having large In composition are generated in the InGaAs layer 214. The spherical areas 216 are generated naturally, and have

09/13/2001, EAST version: 1.02.0008 dot

Appl. Phys. Lett. 65 (1994), pp.1421-1423

BSPR:

In addition, Marzin et al. have reported that the quantum dot can be derived by growing the InAs layer and the GaAs layer on the (100) GaAs substrate by means of MBE.[7]J. Y. Marzin et al., Phys. Rev. Lett. 73 (1994), pp.716-719

BSPR:

[8] H. V. Schreiber et al.: Electron Letters, vol.25, 1989, p.185

BSPR:

More specifically, concave sections, having an inverse regular tetrahedron shape or its similar shape, is first formed by means of the photolithography etc. on a (111)B face or (111)A face substrate of a III-V group semiconductor or on a substrate having face orientation similar to the III-V group semiconductor. The III-V group semiconductor has a zincblend type crystal structure. Then, selective growth or regrowth of a semiconductor in respective concave sections is effected by a growth method like MBE, MOVPE or ALE (Atomic Layer Epitaxy), thus resulting in the quantum structure. Note that the inverse regular tetrahedron (triangular pyramid) can be formed by utilizing an extremely small etching rate in a [1 1 1]A face or a (111)B face in contrast to those in other faces.

DEPR:

As a material constituting the substrate, III-V group compound semiconductor may be used. As of 09/13/2001, EAST version: 1.02.0008

DEPR:

Further, as a III-V group compound semiconductor film formed by epitaxial growth, either a ternary mixed crystal such as AlGaAs, InGaAs, InAlAs, InGaP, AlGaAs or AlGaP or a quaternary mixed crystal such as AlGaAsP, InGaAlAs, InGaAlP, or InGaAsP as well as the binary system compound such as GaAs, InP, or GaP may be used. Note that a multilayer-stacked structure may be used as the compound semiconductor film.

DEPR:

As a material of the semiconductor layer, a II-VI group compound semiconductor such as zinc-selenide (ZnSe), zinc-telluride (ZnTe), and cadmium-telluride (CdTe) may be used in addition to the III-V group semiconductor layer.

DEPR:

An A-face of a group III-V compound semiconductor is the group III element, and a B-face of the group III-V compound semiconductor is the group V element.

DEPR:

Next, a detailed method of forming concave sections in the (111)B face of the GaAs (III-V group semiconductor) substrate will be explained as a definite example.

DEPR:

In the meanwhile, according to the experiment by the present inventors, the concave sections 9a to 9c formed by the etching solution employing the mask on the GaAs substrate 6 are not always formed as the regular

apex on the bottom resides along the [1 1 1] A face thereof. On the other hand, in the concave sections (not shown) of regular tetrahedron formed on the InP substrate in the same manner, three triangular faces in the InP substrate become almost plane faces, so that cubic shapes which are very close to the regular tetrahedrons could be always derived. In this case, the Br.sub.2 --C.sub.2 H.sub.5 OH having a volume concentration of 1% has been used as the etching solution for the InP substrate.

DEPR:

Now, there may be an insulating film such as SiN, SiON, or a conductive film such as W, WSi in addition to the SiO.sub.2 film as a mask material. Note that any mask material having good close contact to the compound semiconductor layer and causing no undercut in the substrate may be used. Further, the semiconductor material, which can be obtained by stacking different kind of semiconductors and employing a certain enchant that enables selective etching, may be used as a mask. For instance, there are InGaP formed on the GaAs, InGaAs formed on the InP and the like.

DEPR:

In the above described explanation, the growth rate of the arsenic containing compound semiconductor layer has been varied on the [1 00] face, the (111)B face and [1 1 1] A face by changing the arsenic supply amount. Note that such characteristic is not limited to the arsenic containing compound semiconductor.

In case the compound semiconductor, 09/13/2001, EAST version: 1.02.0008,ments

In case the resonance tunneling diode having the quantum box structure is formed by the photolithography technology, reduction of power consumption and operation at room temperature are raised as problems. In order to reduce the power consumption, a ratio (P/V ratio) of peak value (P value) to valley value (V value) in a substantially N-shaped differential load curve, which appears in a current (I)-voltage (V), must be increased. In this case, since the valley current specifies consumption current while storing information, it is necessary to reduce the V value. In addition, in order to realize the operation at room temperature, a large difference between the P value and the V value is needed. However, the resonance tunneling diode structure formed by the photolithography technology is formed as a plan rectangular shape having one side of almost 1 .mu.m, which is large in contrast to de Broglie wavelength (almost 10 nm) of electron. Therefore, since, in the lateral direction, the diode structure is not formed as a quantum size, it has been difficult in principle to improve the P/V ratio.

#### DEPR:

In the second embodiment, the P/V ratio can be set larger than the conventional one by forming the double barrier structure in the quantum box formed in the bottom of the concave section. More specifically, by forming the double barrier structure as the quantum box which is the zero-dimensional quantum well, the valley value (V value) in the I-V characteristic appearing as an



of the resonance tunneling diode formed by the two-dimensional quantum well structure, it can be so understood that, even under the non-resonance voltage condition, the so-called valley current flows from the emitter to the collector because a high energy state electron subband (extension of a wave function from the emitter side) formed in the quantum well is shifted to a low energy state electron subband (extension of a wave function from the collector side) owing to emission of the LO phonons.

DEPR:

In turn, several definite examples of InP system quantum semiconductor memory device will be explained.

DEPR:

Referring to FIGS. 15A to 15E and FIG. 16, steps of fabricating a first InP system quantum semiconductor memory device will be discussed. FIGS. 15A to 15E are sectional views taken along the bit line.

DEPR:

First, as shown in FIG. 15A, an n.sup.+ type InGaAs sub collector layer 48 of 200 nm in thickness, an n type InGaAs collector layer 49 of 200 nm in thickness, an i type InP collector barrier layer 50 of 100 nm in thickness, an n type InGaAs base layer 51 of 50 nm in thickness, and an Fe doped semi-insulating InP layer 52 of 500 nm in thickness are continuously and epitaxially grown on the (111) B face of an semi-insulating InP substrate 47

having the zincblende type crystal structure by means of reduced pressure MOCVD

the etching mask previously, an InAlAs barrier layer 56 of a thickness of 3 nm, an InGaAs well layer 57 of a thickness of 4 nm, and an InAlAs barrier layer 58 of a thickness of 3 nm are grown in the concave section so as to trace the shape of the concave section. Thereafter, an n type InGaAs emitter layer 59 and n.sup.+ type InGaAs contact layer 60 are grown so as to bury remaining section of the concave section.

DEPR:

In this case, if such growth conditions (i.e., growth temperature and V group element supply amount) are selected that the growth rate of the [1 1 1] A face as the side face of the concave section is set extremely larger than that of the (111)B face corresponding to the crystal face in the bottom face of the concave section, these layers may be grown so as to trace the shape of the concave section.

DEPR:

Note that n.sup.+ type InGaAs contact layer 60 may be formed by an ion injection method.

DEPR:

Next, as shown in FIG. 15E, a double emitter structure having a first emitter 61 and a second emitter 62 are defined by etching process. A mesa structure 63 reaching an n.sup.+ type InGaAs sub-collector layer 58 is formed. Then, an emitter electrode 64 connected to an n.sup.+ type InGaAs contact layer 60 in the emitter side with a contact 09/13/2001, EAST version: 1.02.0008.

DEPR:

An Fe-doped semi-insulating InP layer 52 grown on an n type InGaAs base layer 51 is processed by anisotropic etching using an SiO.sub.2 film 53 as the mask to thus form a concave section having an inverse regular triangular tetrahedron. After this, an i type InP barrier layer 66, an i type InGaAs well layer 57, and an i type InP barrier layer 67 are grown in the concave section so as to trace the shape of the concave section. Thereafter, an n type InGaAs emitter layer 59 and an n.sup.+ type InGaAs contact layer 60 are grown so as to bury remaining section of the concave section.

DEPR:

In other words, in the second embodiment, the i type InAlAs barrier layer 56, 58 in the first embodiment are replaced with the i type InP layers 66, 67. Therefore, since carriers can be confined by high-resistance of the semi-insulating InP layer 52 constituting the concave section, such replacements are enabled while keeping the same device characteristic as in the first embodiment.

DEPR:

In this case, note that the n.sup.+ type InGaAs contact layer 60 may also be formed by the ion injection method.

DEPR:

A p type or i type InP layer 68 is grown on an n type InGaAs base layer 51. Thereafter, the p type or i type InP layer 68 is grown on an n type InGaAs base layer 51. Thereafter, the p type or i type InP layer 68 is grown on an n type InGaAs base layer 51.

Thereafter, the p type or i type InP layer 68 is grown on an n type InGaAs base layer 51.

Thereafter, the p type or i type InP layer 68 is grown on an n type InGaAs base layer 51.



with the i type InAlAs or InP barrier layers 70, 71. Therefore, since carriers can be confined by high diffused barrier and high-resistance of the p type or i type InGaAs layer 69, such replacements are enabled while keeping the same device characteristic as in the first embodiment.

DEPR:

An n.sup.+ type InGaAs or InP layer 72 is grown on an n type InGaAs base layer 51. The n type InGaAs or InP layer 72 is processed by anisotropic etching using an SiO.sub.2 film 53 as the mask to thus form a concave section having an inverse regular triangular tetrahedron. After this, an i type InAlAs or InP barrier layer 70, an i type InGaAs well layer 57, and an i type InAlAs or InP barrier layer 71 are grown in the concave section so as to trace the shape of the concave section. Thereafter, an n type InGaAs emitter layer 59 and an n.sup.+ type InGaAs contact layer 60 are grown so as to bury remaining section of the concave section.

DEPR:

In particular, in the fifth embodiment, the semi-insulating InP layer 52 in the first embodiment is replaced with the p type or i type InGaAs layer 69. In addition, the i type InAlAs barrier layers 56, 58 are replaced with the i type InAlAs or InP barrier layers 70, 71. Therefore, since the n type semiconductor layer is used to form the concave section and, therefore, a diffused barrier for electrons as carriers becomes, EAST version: 1.02.0008

positive-biased relatively, a lowest potential barrier can be derived locally in the bottom section of the concave section. Thus, since the quantum box which has an effective carrier confine dimension less than a dimensional limit specified by its geometrical dimension can be achieved, electrons may be injected into the base layer from this smallest section.

DEPR:

As shown in FIG. 21C, if the n type InGaAs base layer 51 of the semiconductor device is biased relatively positively and the n type InGaAs emitter layer 59, i.e., the n.sup.+ type InGaAs contact layer 60 is biased relatively negatively, an electric field near the bottom of the concave section having a small radius of curvature is emphasized. Thus, a potential for electrons in that section becomes minimum as shown in FIG. 21C.

DEPR:

In this case, in order to form the concave section, a semiconductor layer, for example, a semi-insulating InP layer of a thickness of 0.2 .mu.m is formed on an n type InGaAs base layer. An SiO.sub.2 film 53 is then formed on the semi-insulating InP layer. A plurality of regular triangular opening sections 54 (the number is 48 in FIG. 22) having a side of 0.3 .mu.m are in turn formed. Next, like the first embodiment, the double barrier structures are formed by etching and epitaxial growth processes in the concave sections 55.

DEPR:

If the n sup.+ type InGaAs layer, 09/13/2001, EAST version: 1.02.0008, 1v

formed near the bottom.

DEPR:

In the first example, a thickness of the semi-insulating InP layer 52 having the concave sections therein is set as 0.5 .mu.m. However, the thickness is not limited to this value, and may be set to any value within a range of 10 nm to 10 .mu.m. Further, thicknesses of the barrier layers and the well layer constituting the double barrier structure may be set to any value within a range of 1 to 10 nm and a range of 1 to 50 nm, respectively. These ranges can also be used in the second to fifth examples.

DEPR:

In the sixth example, a thickness of the semi-insulating InP layer 52 having the concave sections therein is set as 0.2 .mu.m. However, the thickness is not limited to this value, and may be set to any value within a range of 10 nm to 10 .mu.m. In addition, thicknesses of the barrier layers and the well layer constituting the double barrier structure may be set to any value within a range of 1 to 10 nm and a range of 1 to 50 nm, respectively.

DEPR:

In the above first to sixth examples, a GaAs system semiconductor may be used instead of the InP system material used. In other words, a semi-insulating GaAs substrate may be used instead of the semi-insulating InP substrate, a GaAs layer may be used instead of the InGaAs layer, an AlGaAs layer may be used instead of the InP barrier layer, and a GaAs system semiconductor may be used instead of the GaAs system semiconductor.

GaAs system, and can be applied in principle to a semiconductor having the zincblende type crystal structure. For instance, a binary compound semiconductor such as GaP, a ternary compound semiconductor such as AlGaAs, InGaAs, InAlAs, InGaP, AlGaP, a quaternary compound semiconductor such as InGaAsP may be employed. In addition, a II-VI group compound semiconductor having the zincblende type crystal structure may be utilized.

#### DEPR:

As shown in FIG. 23B, the GaAs substrate 151 is etched via an SiO.sub.2 mask 152 by anisotropic etching using ethanol solution including bromine of 1 volume (V) %. (111) A faces 155 of the GaAs substrate 151 are scarcely etched by the 1 V % Br.sub.2 -ethanol solution. Therefore, the GaAs faces exposed from the opening portions 153 of the mask 152 are gradually etched, but etching on the (111) A faces does not proceed any longer after the (111) A faces are exposed. If the etching is continued further, it ceases automatically at the time when the triangular pyramid which is circumscribed about the opening portion 153 is formed, as shown in FIG. 23B. In this state, a cavity 154 having the triangular pyramid shape surrounded by side faces, which have three-fold rotational symmetry formed by the (111) A faces, is formed on the lower portion of the opening portion 153. In addition, three ridgelines meet together at the top portion 156 of the triangular pyramid. Face orientation at the meeting portion is not defined exactly, but changes gradually. Now, the top portion



vapor phase epitaxy (LP-MOVPE) at a growth atmospheric pressure of 50 torr. When the epitaxial growth is executed, a V/III ratio of supply gas is set to two values 191 and 19 upon growing the GaAs layer, and a V/III ratio of supply gas is set to two values 170 and 17 upon growing the InGaAs layer. These growth temperatures are set respectively to two values, i.e., 600.degree. C. and 700.degree. C.

#### DEPR:

As shown in FIG. 24A, a GaAs buffer layer 157 having a thickness of about 30 nm, an InGaAs quantum well layer 158, and a GaAs cap layer 159 having a thickness of about 20 nm have been grown on the inner surface of the concave 4 on the GaAs substrate 151 covered with the SiO.sub.2 mask 152 in that order. A thickness of the InGaAs quantum well layer 158 has been varied between 2.5 to 50 nm. A density of the tetrahedral-shaped concaves (TSR) is about 1.times.10<sup>6</sup> cm.sup.-2.

#### DEPR:

FIG. 25A shows the result of the PL measurement. The abscissa shows photon energy to emit light in unit of eV while the ordinate shows strength of PL light in arbitrary unit. The PL strength is shown by a curve pl1 in FIG. 25A in case a thickness of the InGaAs layer 8 on the (111) A faces is 50 nm. In FIG. 25A, two peaks have been observed at energy 1.4 eV and energy 1.46 eV. Energy difference 60 meV between two peaks cannot be verified by quantum size effect. Based on the quantum .09/13/2001, EAST version: 1.02.0008, be

prepared.  
The PL property of the sample has been measured similarly. FIG. 25B shows the result of PL measurement of InGaAs/GaAs double hetero-junction. A thickness of InGaAs layer is about 2.5 nm on the (111) A faces. Like FIG. 25A, the abscissa shows photon energy to emit light in unit of eV while the ordinate shows strength of PL light emitting in arbitrary unit.

DEPR:  
In FIG. 25B, two peaks have been observed in a curve p12 showing PL strength, as stated in the double heterojunction structure in FIG. 25A. However, these two peaks have appeared at energy 1.45 eV and 1.48 eV. It has been found that the peak at 1.45 eV tends to increase as the layer thickness of InGaAs layer is decreased.

DEPR:  
Two PL peaks shown in FIGS. 25A and 25B indicates that the grown InGaAs layer has two kinds of properties.

DEPR:  
Such light emitting having different wavelengths can be explained by supposing that the InGaAs layer has respectively different band structures on the top portion and the side faces.

DEPR:  
For instance, it can be considered that In.sub.0.1 Ga.sub.0.9 As has been grown on the side faces while In.sub.x Ga.sub.1-x As ( $x > 0.1$ ) having larger In composition has been grown on the top portion. The more In composition in  
09/13/2001, EAST Version: 1.02.0008

thickness  $rc=a.\text{sub}.B.\text{multidot}.(1+\cot(2.\alpha.))$ , a stable point of potential occurs at the top portion of the pyramid. Where  $a.\text{sub}.B$  denotes Bohr radius, and  $\alpha.$  denotes hemi-vertical angle.

DEPR:

It may be supposed that the critical thickness is at least  $3.\text{multidot}.a.\text{sub}.B$ . In order to exhibit quantum effect fully, it is preferable that the InGaAs layer must be grown to have a thickness of  $2a.\text{sub}.B$  or less.

DEPR:

Like this, it can be found that, if an epitaxial layer of a mixed crystal semiconductor is grown on the side faces of the concave of the triangular pyramid, the quantum dot can be formed on the top portion of the concave. Though the shape of the concave is verified experimentally as the tetrahedral shape, other shapes may attain the same advantages if they have their sufficiently etching mask, the exposed surface of the substrate 161 is treated by anisotropic etching using 1 y % Br.sub.2 ethanol solution. In the anisotropic etching, etching rate is extremely lowered on the (111) A faces. Therefore, the etching ceases automatically when the exposed faces are (111) A faces.

DEPR:

Then, as shown in FIG. 27G, InGaAs quantum well layers 169 of about 5 nm in thickness, which have their composition In.sub.0.1 Ga.sub.0.9 As on the (111) A faces, are grown on the surface of the energy barrier layers 168. The

higher than that on the (111) B faces.

DEPR:

In other words, the InGaAs mixed crystal having high In composition than that of the (111) A faces is grown on the (111) B faces. Therefore, it can be considered that the quantum dots QD are formed by InGaAs, which has higher In composition than that of InGaAs mixed crystal on the (111) A faces.

DEPR:

FIGS. 28B and 28C show steps of forming electrodes on the surface. An electrode layer 175 may be formed by evaporation etc. on the resultant structure shown in FIG. 27I. The electrode layer 175 is formed by stacking Ti lower layer of about 10 nm in thickness and Au upper layer of about 200 nm in thickness, for example.

DEPR:

FIG. 28C shows the shape of the electrode from which the resist mask is removed after patterning. The electrodes 175a can contact to the electrode layers 171 by ohmic contact, and also exist on the SiO.sub.2 mask 162 around the electrode layers 171.

DEPR:

Furthermore, a layered electrode 190 is formed by stacking Ti layer having a thickness of 10 nm and Au layer having a thickness of 200 nm on the upper surface of respective layers. The quantum dots QD1 and QD2 are formed on the top portions of the quantum well layers 184 and 186. These quantum dots are

layer and the energy barrier layer repeatedly more over.

DEPR:

Gate electrodes 195 are formed by vacuum evaporation etc. on the side faces of the mesa type structure. The electrodes 195 are connected to the p.sup.+ type GaAs layer 192 by ohmic contact. The electrode layer 189 formed of n type GaAs and the n+ type GaAs substrate 161 serve respectively as source and drain. A gate electrode, to which bias voltage can be supplied, is attached to the quantum dot QD, which is included between the source and the drain, by the electrode 195 and the p.sup.+ type GaAs layer 192.

DEPR:

In FIG. 31A, the SiO.sub.2 mask 162 is formed on the surface of the n+ type InP substrate 161. Like the above examples, tetrahedral concaves 164 are formed by etching. Respective layers are formed by epitaxial growth in the concaves 164 as follows.

DEPR:

First, an n type InGaAs layer 196 having a thickness of about 200 nm is grown. In this case, when InGaAs is grown simultaneously on the (111) A faces and the (111) B faces in the InP crystal, mixed crystal composition having higher In composition are grown on the (111) B faces in contrast to the (111) A faces. Consequently, line regions having higher In composition are grown in the n type InGaAs layers 196 on the top of the concaves 164 in the height direction.

Thus, quantum wires QW2 are formed on respective top portions.

09/13/2001, EAST version: 1.02.0008

199.

DEPR:

Furthermore, In.sub.0.53 Ga.sub.0.47 As layer 197 having a thickness of 200 nm is grown thereon. In the InGaAs layer 197 over the quantum wire QW2, the quantum wire QW1 as well as the InGaAs layer 196 are formed. N type In.sub.0.53 Ga.sub.0.47 As electrode layers 179a are grown on respective remaining concave portions.

DEPR:

FIG. 31B shows a structure wherein the pn junction is combined with the structure of FIG. 31A. The SiO.sub.2 mask 162 is formed on the surface of the n+ type (or p.sup.+ type) InP substrate 161. In FIG. 31B, the procedures of forming openings in the SiO.sub.2 mask 162 through the tetrahedral concaves 164 are identical to those in FIG. 31A.

DEPR:

In the concave 164, n type InGaAs layer 196 of 200 nm in thickness, InP layer 198 of 7 nm in thickness, In.sub.0.53 Ga.sub.0.47 As layer 199 of 5 nm in thickness, InP layer 200 of 7 nm in thickness, and In.sub.0.53 Ga.sub.0.47 As layer 197 of 200 nm in thickness are continuously formed. And, p type In.sub.0.53 Ga.sub.0.47 As electrode layer 179b is formed to bury remaining concave areas.

DEPR:

The present invention is not limited by the above descriptions.

For example, the quantum dots and the mantl, 09/13/2001, EAST version: 1.02.0008 The

epitaxy (MBE) and gas source MBE etc. may be used. The semiconductor materials used here are not limited to the aboves. For instance, if the quantum well layer is formed by InGaAs on the GaAs substrate, InGaP as well as AlGaAs may be used as the energy barrier layer. In addition, on the InP substrate, the quantum well layer may be formed by InGaAsP, and the energy barrier layer may be formed by InAlGaAsP. Otherwise, it is obvious for the skilled person that various variations, improvements, combinations and the like are enabled.

#### DEPR:

In the fourth to sixth embodiments, the SiO.sub.2 mask has been employed to form the concave section. However, the mask is not restricted to the SiO.sub.2 mask and therefore an insulating film such as a silicon oxynitride film (SiON film) or a silicon nitride film (Si.sub.3 N.sub.4 film) may be utilized.

Furthermore, a conductive mask such as W, WSi, or Al may be used. But, since it is important that the mask has to be tightly contacted to the substrate to control the shape of the concave section, the SiO.sub.2 is the most suitable in view of this respect.

#### CLPR:

13. The method according to claim 10, wherein said quantum structure comprises a III-V group compound semiconductor layer, and is formed by stacking materials having large band gap and materials having small band gap in sequence.

elements and a growth temperature.

ORPL:

S. Tsukamoto, et al., Fabrication of GaAs Wires on epitaxially Grown **V** Grooves by Metal-Organic Chemical-Vapor Deposition, J. Applied Physics, vol. 71, No. 1, Jan. 1, 1992, pp. 533-535.

ORPL:

D. Leonard, et al., Direct Formation of Quantum-sized Dots, from Uniform Coherent Islands of **InGaAs** Surfaces, Applied Physics Letters, vol. 63, No. 23, Dec. 6, 1993, pp. 3203-3205.

ORPL:

J.Y. Marzin, et al., Photoluminescence of Single **InAs** Quantum Dots Obtained by Self-organized Growth on GaAs, Physical Review Letters, Vo. 73, No. 5, Aug. 1, 1994, pp. 716-719.

ORPL:

H.V. Schreiber, et al., Si/SiGe **Heterojunction Bipolar Transistor** with Base Doping Highly Exceeding Emitter Doping Concentration, Electronics Letters, vol. 25, No. 3, Feb. 2, 1989, pp. 185-186.



DOCUMENT-IDENTIFIER: US 5804877 A  
TITLE: Low-resistance contact on a compound semiconductor

EXA:  
Tang; Alice W.  
  
EXP:  
Whitehead; Carl W.

ABPL:  
Generally, and in one form of the invention, a method is disclosed for forming an ohmic contact on a GaAs surface 20 comprising the steps of depositing a layer of InGaAs 22 over the GaAs surface 20, and depositing a layer of TiW 24 on the layer of InGaAs 22, whereby a reliable and stable electrical contact is established to the GaAs surface 20 and whereby Ti does not generally react with the In.

BSPR:  
It is well known that low resistance ohmic contacts to GaAs are difficult to obtain due to a 0.8 eV Shottky barrier associated with the metal-GaAs interface. It is also known in the art that the metal-InGaAs interface produces a nearly zero Shottky barrier height and hence a low contact resistance. Ohmic contact may be made to GaAs by interposing an In.sub.x Ga.sub.1-x As layer, with x=0 at the GaAs interface and graded to x.approx.0.8 at the metal-InGaAs interface, between the GaAs layer and the metal contact.  
09/13/2001, EAST Version: 1.02.0008

at the device level. Specifically, AuGe/Ni/Au, Ti/Pt/Au, and AuZn are a few of the metallization schemes that have been used to make contact to GaAs as well as to InGaAs. However, as demand for better device performance continues to increase, the need for a lower resistance contact scheme to InGaAs, in particular, has become apparent.

BSPR:

As has been stated hereinabove, the use of an interposed layer of InGaAs to form contact between a metal and GaAs is known in the art. However, the inventors hereof have found that Au-based metallization schemes, such as AuGe/Ni/Au, are susceptible to spiking. In efforts to overcome this problem, a refractory metal-based stack, such as Ti/Pt/Au has been used. This metallization, however, has been found to produce a contact that is unstable and generally high in contact resistance, apparently because the Ti reacted with the In. Indeed, another Ti-based metal, nitrided TiW, i.e. TiW sputtered in the presence of N.sub.2, was used in the belief that the N.sub.2 would keep the Ti from reacting with the In in the InGaAs. This, however, suffered from poor adhesion and high compressive stress.

BSPR:

In further experimentation by the inventors, TiW was used as a contact on InGaAs. Surprisingly, this contact scheme has proven to have a low resistance and is stable. Surprisingly, the Ti in the TiW film appears to be sufficiently

of InGaAs, whereby a reliable and stable electrical contact is established. In another form of the invention, an ohmic contact to a GaAs surface is disclosed, the ohmic contact comprising a layer of InGaAs over the GaAs surface, and a layer of TiW on the layer of InGaAs. In still another form of the invention a bipolar transistor is disclosed. The transistor comprises a mesa, and the mesa comprises a first semiconductor layer, a layer of InGaAs atop the first semiconductor layer; and a layer of TiW atop the layer of InGaAs.

BSPR:

In addition to its advantage in contact resistance, TiW has been proven to provide superior adhesion as compared to nitrided TiW possibly because TiW exhibits less undercutting when etched with common etchants than does nitrided

TiW. Also, as disclosed in co-assigned U.S. Pat. No. 5,055,908, TiW possesses the advantage of selectable stress, i.e. the stress of the TiW film (over a broad range from compressive to tensile) is found to be dependent upon sputter deposition pressure. Nitrided TiW, on the other hand, has been found to produce only a compressively stressed film. The ability to select stress in metallic films is known to be important in producing reliable contacts between dissimilar materials under conditions such as temperature cycling.

DEPR:

An advantage of this invention can be the formation of a stable, reliable, and

therefore a lower contact resistance. The choice of the metal in the contact system has proven to be another way to lower the contact resistance. Commonly used metallization schemes such as AuGe/Ni/Au and Ti/Pt/Au produce high resistance contacts that also suffer from reliability problems. AuGe/Ni/Au is susceptible to spiking through the InGaAs, and when Ti/Pt/Au was used on highly doped InGaAs by the inventors hereof, the resulting contacts corroded over a short period and the contact resistance increased by more than a factor of three. It is believed that the Ti reacted with the In to form a highly resistive intermetallic compound. Consequently, contact systems in which Ti was not present (WSi, for example) were used, but also resulted in a high resistance contact that suffered from the additional disadvantage of providing a highly undercut etch profile.

DEPR:

In further experimentation, TiW that had been sputtered in the presence of N.sub.2 was used in the belief that the N would bind the Ti to keep it from reacting with the In. However, this contact suffered from poor adhesion due to deep undercutting at the metal-InGaAs interface. However, in another experiment, TiW was tried on InGaAs because it was readily available, although there was little hope of the Ti not reacting with the In.

Surprisingly, the contact as deposited possessed a low resistance whereas other systems required

DEPR:

The TiW/InGaAs contact has been found to promote less undercutting than does nitrided TiW. Plasmas containing F seem particularly to etch at the nitrided TiW-InGaAs interface more so than at the TiW-InGaAs interface. It should be noted that a similar etch difference has been observed with wet chemical etches as well.

DEPR:

Additionally, TiW can be induced, through the selection of the proper sputter deposition pressure, to create a layer whose stress varies from about 5.times.10.sup.10 dynes/cm.sup.2 compressive to about 5.times.10.sup.10 dynes/cm.sup.2 tensile. The ability to select the stress that a layer possesses in a finished structure is important in preventing delamination and cracking in temperature-stressed structures comprising layers of dissimilar materials. This particular aspect of TiW layers was addressed in co-assigned U.S. Pat. No. 5,055,908.

DEPR:

In a preferred embodiment of the invention, shown in FIG. 1, a 1750.-.750 Angstrom layer of TiW 24 (generally 5-20% wt. Ti and 80-95% wt. W and more preferably about 10% wt. Ti and 90% wt. W) alloy is sputter-deposited on a layer of InGaAs 22, typically In.sub.0.5 Ga.sub.0.5 As, which has been deposited on a GaAs wafer 20. In another embodiment, it is desired to establish a low resistance contact 26, 28, 30, 32, 34, 36, 38, 40, 42, 44, 46, 48, 50, 52, 54, 56, 58, 60, 62, 64, 66, 68, 70, 72, 74, 76, 78, 80, 82, 84, 86, 88, 90, 92, 94, 96, 98, 100, 102, 104, 106, 108, 110, 112, 114, 116, 118, 120, 122, 124, 126, 128, 130, 132, 134, 136, 138, 140, 142, 144, 146, 148, 150, 152, 154, 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176, 178, 180, 182, 184, 186, 188, 190, 192, 194, 196, 198, 200, 202, 204, 206, 208, 210, 212, 214, 216, 218, 220, 222, 224, 226, 228, 230, 232, 234, 236, 238, 240, 242, 244, 246, 248, 250, 252, 254, 256, 258, 260, 262, 264, 266, 268, 270, 272, 274, 276, 278, 280, 282, 284, 286, 288, 290, 292, 294, 296, 298, 300, 302, 304, 306, 308, 310, 312, 314, 316, 318, 320, 322, 324, 326, 328, 330, 332, 334, 336, 338, 340, 342, 344, 346, 348, 350, 352, 354, 356, 358, 360, 362, 364, 366, 368, 370, 372, 374, 376, 378, 380, 382, 384, 386, 388, 390, 392, 394, 396, 398, 400, 402, 404, 406, 408, 410, 412, 414, 416, 418, 420, 422, 424, 426, 428, 430, 432, 434, 436, 438, 440, 442, 444, 446, 448, 450, 452, 454, 456, 458, 460, 462, 464, 466, 468, 470, 472, 474, 476, 478, 480, 482, 484, 486, 488, 490, 492, 494, 496, 498, 500, 502, 504, 506, 508, 510, 512, 514, 516, 518, 520, 522, 524, 526, 528, 530, 532, 534, 536, 538, 540, 542, 544, 546, 548, 550, 552, 554, 556, 558, 560, 562, 564, 566, 568, 570, 572, 574, 576, 578, 580, 582, 584, 586, 588, 590, 592, 594, 596, 598, 600, 602, 604, 606, 608, 610, 612, 614, 616, 618, 620, 622, 624, 626, 628, 630, 632, 634, 636, 638, 640, 642, 644, 646, 648, 650, 652, 654, 656, 658, 660, 662, 664, 666, 668, 670, 672, 674, 676, 678, 680, 682, 684, 686, 688, 690, 692, 694, 696, 698, 700, 702, 704, 706, 708, 710, 712, 714, 716, 718, 720, 722, 724, 726, 728, 730, 732, 734, 736, 738, 740, 742, 744, 746, 748, 750, 752, 754, 756, 758, 760, 762, 764, 766, 768, 770, 772, 774, 776, 778, 780, 782, 784, 786, 788, 790, 792, 794, 796, 798, 800, 802, 804, 806, 808, 810, 812, 814, 816, 818, 820, 822, 824, 826, 828, 830, 832, 834, 836, 838, 840, 842, 844, 846, 848, 850, 852, 854, 856, 858, 860, 862, 864, 866, 868, 870, 872, 874, 876, 878, 880, 882, 884, 886, 888, 890, 892, 894, 896, 898, 900, 902, 904, 906, 908, 910, 912, 914, 916, 918, 920, 922, 924, 926, 928, 930, 932, 934, 936, 938, 940, 942, 944, 946, 948, 950, 952, 954, 956, 958, 960, 962, 964, 966, 968, 970, 972, 974, 976, 978, 980, 982, 984, 986, 988, 990, 992, 994, 996, 998, 1000, 1002, 1004, 1006, 1008, 1010, 1012, 1014, 1016, 1018, 1020, 1022, 1024, 1026, 1028, 1030, 1032, 1034, 1036, 1038, 1040, 1042, 1044, 1046, 1048, 1050, 1052, 1054, 1056, 1058, 1060, 1062, 1064, 1066, 1068, 1070, 1072, 1074, 1076, 1078, 1080, 1082, 1084, 1086, 1088, 1090, 1092, 1094, 1096, 1098, 1100, 1102, 1104, 1106, 1108, 1110, 1112, 1114, 1116, 1118, 1120, 1122, 1124, 1126, 1128, 1130, 1132, 1134, 1136, 1138, 1140, 1142, 1144, 1146, 1148, 1150, 1152, 1154, 1156, 1158, 1160, 1162, 1164, 1166, 1168, 1170, 1172, 1174, 1176, 1178, 1180, 1182, 1184, 1186, 1188, 1190, 1192, 1194, 1196, 1198, 1200, 1202, 1204, 1206, 1208, 1210, 1212, 1214, 1216, 1218, 1220, 1222, 1224, 1226, 1228, 1230, 1232, 1234, 1236, 1238, 1240, 1242, 1244, 1246, 1248, 1250, 1252, 1254, 1256, 1258, 1260, 1262, 1264, 1266, 1268, 1270, 1272, 1274, 1276, 1278, 1280, 1282, 1284, 1286, 1288, 1290, 1292, 1294, 1296, 1298, 1300, 1302, 1304, 1306, 1308, 1310, 1312, 1314, 1316, 1318, 1320, 1322, 1324, 1326, 1328, 1330, 1332, 1334, 1336, 1338, 1340, 1342, 1344, 1346, 1348, 1350, 1352, 1354, 1356, 1358, 1360, 1362, 1364, 1366, 1368, 1370, 1372, 1374, 1376, 1378, 1380, 1382, 1384, 1386, 1388, 1390, 1392, 1394, 1396, 1398, 1400, 1402, 1404, 1406, 1408, 1410, 1412, 1414, 1416, 1418, 1420, 1422, 1424, 1426, 1428, 1430, 1432, 1434, 1436, 1438, 1440, 1442, 1444, 1446, 1448, 1450, 1452, 1454, 1456, 1458, 1460, 1462, 1464, 1466, 1468, 1470, 1472, 1474, 1476, 1478, 1480, 1482, 1484, 1486, 1488, 1490, 1492, 1494, 1496, 1498, 1500, 1502, 1504, 1506, 1508, 1510, 1512, 1514, 1516, 1518, 1520, 1522, 1524, 1526, 1528, 1530, 1532, 1534, 1536, 1538, 1540, 1542, 1544, 1546, 1548, 1550, 1552, 1554, 1556, 1558, 1560, 1562, 1564, 1566, 1568, 1570, 1572, 1574, 1576, 1578, 1580, 1582, 1584, 1586, 1588, 1590, 1592, 1594, 1596, 1598, 1600, 1602, 1604, 1606, 1608, 1610, 1612, 1614, 1616, 1618, 1620, 1622, 1624, 1626, 1628, 1630, 1632, 1634, 1636, 1638, 1640, 1642, 1644, 1646, 1648, 1650, 1652, 1654, 1656, 1658, 1660, 1662, 1664, 1666, 1668, 1670, 1672, 1674, 1676, 1678, 1680, 1682, 1684, 1686, 1688, 1690, 1692, 1694, 1696, 1698, 1700, 1702, 1704, 1706, 1708, 1710, 1712, 1714, 1716, 1718, 1720, 1722, 1724, 1726, 1728, 1730, 1732, 1734, 1736, 1738, 1740, 1742, 1744, 1746, 1748, 1750, 1752, 1754, 1756, 1758, 1760, 1762, 1764, 1766, 1768, 1770, 1772, 1774, 1776, 1778, 1780, 1782, 1784, 1786, 1788, 1790, 1792, 1794, 1796, 1798, 1800, 1802, 1804, 1806, 1808, 1810, 1812, 1814, 1816, 1818, 1820, 1822, 1824, 1826, 1828, 1830, 1832, 1834, 1836, 1838, 1840, 1842, 1844, 1846, 1848, 1850, 1852, 1854, 1856, 1858, 1860, 1862, 1864, 1866, 1868, 1870, 1872, 1874, 1876, 1878, 1880, 1882, 1884, 1886, 1888, 1890, 1892, 1894, 1896, 1898, 1900, 1902, 1904, 1906, 1908, 1910, 1912, 1914, 1916, 1918, 1920, 1922, 1924, 1926, 1928, 1930, 1932, 1934, 1936, 1938, 1940, 1942, 1944, 1946, 1948, 1950, 1952, 1954, 1956, 1958, 1960, 1962, 1964, 1966, 1968, 1970, 1972, 1974, 1976, 1978, 1980, 1982, 1984, 1986, 1988, 1990, 1992, 1994, 1996, 1998, 2000, 2002, 2004, 2006, 2008, 2010, 2012, 2014, 2016, 2018, 2020, 2022, 2024, 2026, 2028, 2030, 2032, 2034, 2036, 2038, 2040, 2042, 2044, 2046, 2048, 2050, 2052, 2054, 2056, 2058, 2060, 2062, 2064, 2066, 2068, 2070, 2072, 2074, 2076, 2078, 2080, 2082, 2084, 2086, 2088, 2090, 2092, 2094, 2096, 2098, 2100, 2102, 2104, 2106, 2108, 2110, 2112, 2114, 2116, 2118, 2120, 2122, 2124, 2126, 2128, 2130, 2132, 2134, 2136, 2138, 2140, 2142, 2144, 2146, 2148, 2150, 2152, 2154, 2156, 2158, 2160, 2162, 2164, 2166, 2168, 2170, 2172, 2174, 2176, 2178, 2180, 2182, 2184, 2186, 2188, 2190, 2192, 2194, 2196, 2198, 2200, 2202, 2204, 2206, 2208, 2210, 2212, 2214, 2216, 2218, 2220, 2222, 2224, 2226, 2228, 2230, 2232, 2234, 2236, 2238, 2240, 2242, 2244, 2246, 2248, 2250, 2252, 2254, 2256, 2258, 2260, 2262, 2264, 2266, 2268, 2270, 2272, 2274, 2276, 2278, 2280, 2282, 2284, 2286, 2288, 2290, 2292, 2294, 2296, 2298, 2300, 2302, 2304, 2306, 2308, 2310, 2312, 2314, 2316, 2318, 2320, 2322, 2324, 2326, 2328, 2330, 2332, 2334, 2336, 2338, 2340, 2342, 2344, 2346, 2348, 2350, 2352, 2354, 2356, 2358, 2360, 2362, 2364, 2366, 2368, 2370, 2372, 2374, 2376, 2378, 2380, 2382, 2384, 2386, 2388, 2390, 2392, 2394, 2396, 2398, 2400, 2402, 2404, 2406, 2408, 2410, 2412, 2414, 2416, 2418, 2420, 2422, 2424, 2426, 2428, 2430, 2432, 2434, 2436, 2438, 2440, 2442, 2444, 2446, 2448, 2450, 2452, 2454, 2456, 2458, 2460, 2462, 2464, 2466, 2468, 2470, 2472, 2474, 2476, 2478, 2480, 2482, 2484, 2486, 2488, 2490, 2492, 2494, 2496, 2498, 2500, 2502, 2504, 2506, 2508, 2510, 2512, 2514, 2516, 2518, 2520, 2522, 2524, 2526, 2528, 2530, 2532, 2534, 2536, 2538, 2540, 2542, 2544, 2546, 2548, 2550, 2552, 2554, 2556, 2558, 2560, 2562, 2564, 2566, 2568, 2570, 2572, 2574, 2576, 2578, 2580, 2582, 2584, 2586, 2588, 2590, 2592, 2594, 2596, 2598, 2600, 2602, 2604, 2606, 2608, 2610, 2612, 2614, 2616, 2618, 2620, 2622, 2624, 2626, 2628, 2630, 2632, 2634, 2636, 2638, 2640, 2642, 2644, 2646, 2648, 2650, 2652, 2654, 2656, 2658, 2660, 2662, 2664, 2666, 2668, 2670, 2672, 2674, 2676, 2678, 2680, 2682, 2684, 2686, 2688, 2690, 2692, 2694, 2696, 2698, 2700, 2702, 2704, 2706, 2708, 2710, 2712, 2714, 2716, 2718, 2720, 2722, 2724, 2726, 2728, 2730, 2732, 2734, 2736, 2738, 2740, 2742, 2744, 2746, 2748, 2750, 2752, 2754, 2756, 2758, 2760, 2762, 2764, 2766, 2768, 2770, 2772, 2774, 2776, 2778, 2780, 2782, 2784, 2786, 2788, 2790, 2792, 2794, 2796, 2798, 2800, 2802, 2804, 2806, 2808, 2810, 2812, 2814, 2816, 2818, 2820, 2822, 2824, 2826, 2828, 2830, 2832, 2834, 2836, 2838, 2840, 2842, 2844, 2846, 2848, 2850, 2852, 2854, 2856, 2858, 2860, 2862, 2864, 2866, 2868, 2870, 2872, 2874, 2876, 2878, 2880, 2882, 2884, 2886, 2888, 2890, 2892, 2894, 2896, 2898, 2900, 2902, 2904, 2906, 2908, 2910, 2912, 2914, 2916, 2918, 2920, 2922, 2924, 2926, 2928, 2930, 2932, 2934, 2936, 2938, 2940, 2942, 2944, 2946, 2948, 2950, 2952, 2954, 2956, 2958, 2960, 2962, 2964, 2966, 2968, 2970, 2972, 2974, 2976, 2978, 2980, 2982, 2984, 2986, 2988, 2990, 2992, 2994, 2996, 2998, 3000, 3002, 3004, 3006, 3008, 3010, 3012, 3014, 3016, 3018, 3020, 3022, 3024, 3026, 3028, 3030, 3032, 3034, 3036, 3038, 3040, 3042, 3044, 3046, 3048, 3050, 3052, 3054, 3056, 3058, 3060, 3062, 3064, 3066, 3068, 3070, 3072, 3074, 3076, 3078, 3080, 3082, 3084, 3086, 3088, 3090, 3092, 3094, 3096, 3098, 3100, 3102, 3104, 3106, 3108, 3110, 3112, 3114, 3116, 3118, 3120, 3122, 3124, 3126, 3128, 3130, 3132, 3134, 3136, 3138, 3140, 3142, 3144, 3146, 3148, 3150, 3152, 3154, 3156, 3158, 3160, 3162, 3164, 3166, 3168, 3170, 3172, 3174, 3176, 3178, 3180, 3182, 3184, 3186, 3188, 3190, 3192, 3194, 3196, 3198, 3200, 3202, 3204, 3206, 3208, 3210, 3212, 3214, 3216, 3218, 3220, 3222, 3224, 3226, 3228, 3230, 3232, 3234, 3236, 3238, 3240, 3242, 3244, 3246, 3248, 3250, 3252, 3254, 3256, 3258, 3260, 3262, 3264, 3266, 3268, 3270, 3272, 3274, 3276, 3278, 3280, 3282, 3284, 3286, 3288, 3290, 3292, 3294, 3296, 3298, 3300, 3302, 3304, 3306, 3308, 3310, 3312, 3314, 3316, 3318, 3320, 3322, 3324, 3326, 3328, 3330, 3332, 3334, 3336, 3338, 3340, 3342, 3344, 3346, 3348, 3350, 3352, 3354, 3356, 3358, 3360, 3362, 3364, 3366, 3368, 3370, 3372, 3374, 3376, 3378, 3380, 3382, 3384, 3386, 3388, 3390, 3392, 3394, 3396, 3398, 3400, 3402, 3404, 3406, 3408, 3410, 3412, 3414, 3416, 3418, 3420, 3422, 3424, 3426, 3428, 3430, 3432, 3434, 3436, 3438, 3440, 3442, 3444, 3446, 3448, 3450, 3452, 3454, 3456, 3458, 3460, 3462, 3464, 3466, 3468, 3470, 3472, 3474, 3476, 3478, 3480, 3482, 3484, 3486, 3488, 3490, 3492, 3494, 3496, 3498, 3500, 3502, 3504, 3506, 3508, 3510, 3512, 3514, 3516, 3518, 3520, 3522, 3524, 3526, 3528, 3530, 3532, 3534, 3536, 3538, 3540, 3542, 3544, 3546, 3548, 3550, 3552, 3554, 3556, 3558, 3560, 3562, 3564, 3566, 3568, 3570, 3572, 3574, 3576, 3578, 3580, 3582, 3584, 3586, 3588, 3590, 3592, 3594, 3596, 3598, 3600, 3602, 3604, 3606, 3608, 3610, 3612, 3614, 3616, 3618, 3620, 3622, 3624, 3626, 3628, 3630, 3632, 3634, 3636, 3638, 3640, 3642, 3644, 3646, 3648, 3650, 3652, 3654, 3656, 3658, 3660, 3662, 3664, 3666, 3668, 3670, 3672, 3674, 3676, 3678, 3680, 3682, 3684, 3686, 3688, 3690, 3692, 3694, 3696, 3698, 3700, 3702, 3704, 3706, 3708, 3710, 3712, 3714, 3716, 3718, 3720, 3722, 3724, 3726, 3728, 3730, 3732, 3734, 3736, 3738, 3740, 3742, 3744, 3746, 3748, 3750, 3752, 3754, 3756, 3758, 3760, 3762, 3764, 3766, 3768, 3770, 3772, 3774, 3776, 3778, 3780, 3782, 3784, 3786, 3788, 3790, 3792, 3794, 3796, 3798, 3800, 3802, 3804, 3806, 3808, 3810, 3812, 3814, 3816, 3818, 3820, 3822, 3824, 3826, 3828, 3830, 3832, 3834, 3836, 3838, 3840, 3842, 3844, 3846, 3848, 3850, 3852, 3854, 3856, 3858, 3860, 3862, 3864, 3866, 3868, 3870, 3872, 3874, 3876, 3878, 3880, 3882, 3884, 3886, 3888, 3890, 3892, 3894, 3896, 3898, 3900, 3902, 3904, 3906, 3908, 3910, 3912, 3914, 3916, 3918, 3920, 3922, 3924, 3926, 3928, 3930, 3932, 3934, 3936, 3938, 3940, 3942, 3944, 3946, 3948, 3950, 3952, 3954, 3956, 3958, 3960, 3962, 3964, 3966, 3968, 3970, 3972, 3974, 3976, 3978, 3980, 3982, 3984, 3986, 3988, 3990, 3992, 3994, 3996, 3998, 4000, 4002, 4004, 4006, 4008, 4010, 4012, 4014, 4016, 4018, 4020, 4022, 4024, 4026, 4028, 4030, 4032, 4034, 4036, 4038, 4040, 4042, 4044, 4046, 4048, 4050, 4052, 4054, 4056, 4058, 4060, 4062, 4064, 4066, 4068, 4070, 4072, 4074, 4076, 4078, 4080, 4082, 4084, 4086, 4088, 4090, 4092, 4094, 4096, 4098, 4100, 4102, 4104, 4106, 4108, 4110, 4112, 4114, 4116, 4118, 4120, 4122, 4

DEPR:

In this embodiment, an emitter-up configuration is described, though one may appreciate that a collector-up transistor may be similarly fabricated. The material structure is shown in FIG. 2. The transistor is fabricated on a semi-insulating GaAs substrate or wafer 26, for example, and comprises: a subcollector layer 28, typically GaAs approximately 1.0 .mu.m in thickness and doped with Si for example to a concentration of approximately 1.5.times.10.sup.18 cm.sup.-3 ; a collector layer 30, typically GaAs, approximately 0.65 .mu.m in thickness and doped with Si for example to a concentration of approximately 8.0.times.10.sup.15 cm.sup.-3 ; a base layer 32, typically GaAs, approximately 0.05 .mu.m in thickness and doped with C for example to a concentration of approximately 1.5.times.10.sup.19 cm.sup.-3 ; an emitter layer 34, in this embodiment of AlGaAs but may alternatively be of GaInP, approximately 0.1 .mu.m in thickness and doped with Si for example to a concentration of approximately 5.times.10.sup.17 cm.sup.-3 ; a buffer layer 36, typically GaAs, approximately 0.15 .mu.m in thickness and doped with Si for example to a concentration of approximately 3.times.10.sup.18 cm.sup.-3 ; and an **InGaAs** cap layer 38 approximately 0.05 .mu.m in thickness and doped with Si for example to a concentration of approximately 1.times.10.sup.19 cm.sup.-3. As in the first embodiment, a **TiW** layer 40 is sputtered on the **InGaAs** layer 38, as shown in FIG. 3.

about 90.degree. C. for approximately 90 seconds. The wafer is then blanket exposed at 365 nm for about 0.7 seconds, track baked at about 125.degree. C. for approximately 50 seconds, exposed in a stepper apparatus, and batch developed in a solution of 1:1, photoresist developer and water, for about 6 minutes. The exact conditions will vary with resist batch, as will the bakes, blanket exposure, pattern exposure, and develop times for optimum resist sidewall profile also change. This process leaves the TiW surface exposed in the desired location of the emitter contact, as shown in FIG. 4.

#### DEPR:

Following the formation of the image reversal photoresist pattern, the wafer is submitted to a descum or light ash to remove resist or other organic residues in the pattern, dipped in buffered HF (Bell #2 for example) to remove surface oxides, rinsed and spin rinse dried. Au-based emitter metallization 44 is evaporated onto the wafer, depositing through the openings in the photoresist onto the previously deposited TiW contact layer, as shown in FIG. 5. The photoresist is then "lifted-off" by attacking it with a solvent at patterned region sidewalls not covered by the evaporated metal. Because the wafer surface is entirely covered with metal (TiW) prior to the evaporation, the radiant energy from the metal evaporation source will be more efficiently collected than when the wafer is bare GaAs. This can result in excessive heating of the photoresist, thereby altering the profile such that evaporated

(400 Angstroms)/ Au (3800 Angstroms), for example. In order to ensure minimum heating during this evaporation, the Ti rise, soak, and predeposition times are set at about 5 seconds each. This permits the Ti to be ready to evaporate when the system shutter opens without spending excessive time at each of these processes, thereby resulting in much less damage to the resist profile from radiant heating during evaporation of the Ti. For similar reasons, Pt rise, soak and predeposition times are set at about 5, 5 and 15 seconds, respectively.

DEPR:

Following evaporation, the photoresist is lifted off in solvent, leaving the structure shown in FIG. 6. Typically, acetone is employed with soaks, ultrasonic agitation or spraying while the wafer is being spun. While the details of the lift-off process can adversely affect the patterning results, almost any process that leaves a debris-free surface is suitable.

The resulting patterned metal 44 is used as a mask to etch the emitter geometry into the TiW and then into the semiconductor underneath.

DEPR:

An alternative method of forming the emitter geometry involves sputtering sequential layers of TiW then Au over the wafer, spinning photoresist, exposing and developing the pattern, and then pattern etching the Au and TiW layers to form the emitter metal geometry which serves as a pattern mask for wet chemical



metal is put down in a single vacuum deposition.

DEPR:

In order to form the emitter mesa of the transistor, a selective reactive ion etching (RIE) process is employed to etch through the **TiW** 40, stopping on the **InGaAs** 38 surface. The resulting structure is shown in FIG. 7.

The **InGaAs** 38 is etched in a non selective, timed, wet etch which results in the structure of FIG. 8. The GaAs buffer 36 is etched in a Reactive Ion Etch process that stops on the AlGaAs emitter layer 34, giving a positive reference for etching the balance of the emitter region in a controlled rate, controlled undercutting, timed RIE etch permitting precise control for stopping safely in the 500 to 1000 angstrom thick p+ GaAs base region 32. For example, the **InGaAs** layer 38 is wet etched for a sufficient time to clear and etch into the GaAs buffer 36.

The GaAs is RIE etched in a gas mixture that will not etch AlGaAs, and thus the etch stops on the AlGaAs emitter layer 34. The distance to the thin p+ base region 32 is precisely known at this point. Without the selectivity of the initial RIE etch with respect to AlGaAs, costly and inaccurate step height measurements would be required after the **InGaAs** wet and GaAs RIE etch to ensure

etching into but not through the base region 32. An illustration of the

structure, etched to the top of the AlGaAs layer, is shown in FIG. 9. It may

be appreciated that a similar selective etch procedure could be applied to

emitter layers comprising mate 09/13/2001, EAST version: 1.02.0008

debris, and the surface of the unetched TiW 40 is generally free of any possible etch masking contaminant. The final plasma ash, which may be performed in either a radio frequency plasma reactor or in a microwave frequency down stream reactor in O.sub.2, O.sub.2 :He, or O.sub.2 :N.sub.2 O, or similar gas mixtures, is an important last step prior to RIE etching of the TiW contact 40.

DEPR:

The wafers are immediately placed in an RIE apparatus. The TiW 40 is etched in CF.sub.4 +8% O.sub.2 @ 250 watts, 30 millitorr, 40.degree. C., for example, to a visible clearing of the TiW layer 40 plus 50% over-etch. The etch stops on the InGaAs 38 and undercuts the TiW layer by about 1500 angstroms or less.

Following RIE of the TiW 40, the wafers are lightly cleaned through a water spin-rinse dry. The InGaAs layer 38 is then removed in a 1:8:160 solution of H.sub.2 SO.sub.4 :H.sub.2 O.sub.2 :H.sub.2 O for about 25 seconds. The solution is mixed fresh, and allowed to age for about 30 minutes prior to using to establish a repeatable etch rate for the process. The wafers are rinsed in flowing deionized water, then spin-rinsed and dried.

DEPR:

In order to ensure removal of any masking organic residue, the wafers are ashed for about 5 minutes at 150 watts, 900 millitorr in a barrel type asher, etched 30 seconds in 40:1 NH.sub.4 OH, rinsed in flowing deionized water, then spin-rinsed and dried prior to 09/13/2001, EAST version: 1.02.0008, +

angstroms/minute, and is timed to etch to the AlGaAs emitter layer 34 with about 50% over etch. The timing is not critical since the etch does not appreciably attack the AlGaAs emitter layer 34. Further, since the etch depth is to the graded AlGaAs emitter layer 34 surface, the remaining etch depth to the approximately 1000 Angstrom thick p+ base region 32 is precisely known from the original HBT epitaxial structure. As a check on the process and to serve as a reference for the next and more critical etch to base step, etch step heights are measured at 5 positions on the wafers. This step height results from the composite thickness of the **TiW** 40, **InGaAs** 38, and GaAs 36 layers above the AlGaAs emitter 34. In another preferred embodiment of this process step, BCl.sub.3 +SF.sub.6 may be substituted for CCl.sub.4. The SF.sub.6 keeps BCl.sub.3 from etching AlGaAs, which it would otherwise. Surprisingly, it appears that etchants fulfill the requirements of etching GaAs, but stopping on AlGaAs. CCl.sub.4 is just one gas in the group that includes Chlorocarbons and Chlorofluorocarbons that, when used in a RIE arrangement, etches GaAs, but stops on AlGaAs. Additionally, it appears that non-Ar Cl-based gases in general, of which BCl.sub.3 is one, when used with a source of F, like SF.sub.6, will also perform the required etch (Ar appears to increase the sputter rate and can make the etch less likely to stop on AlGaAs, He appears to have benefits over Ar as a buffering gas). The non-C-containing etches also

base region 32. However, Cl will remain from the etch and can cause corrosion of the Au contact 44 under bias conditions. This Cl can be removed by exposure to rf plasma in CF.sub.4. Pilot wafers are etched to verify and recalibrate etch rate in the reactor prior to etching the device wafers. In a preferred embodiment of this invention, the etch to base process is performed as follows:

DEPR:

b. Wafers are loaded into the RIE chamber. Gas flows (BCL.sub.3 @ 200 sccm, 4% H.sub.2 in He @ 30 sccm, and Cl.sub.2 @ 8 sccm) are established at 50 millitorr. Wafers are RIE etched, by time established in etch rate determination and etch distance, to base 32 in those gases at a dc bias of -45 v. A probe for surface breakdown is employed for verification of etch to base 32.

DEPR:

The total etch process (through the TiW 40 to the p+ base 32) results in undercutting the emitter contact pattern such that overhang of the TiW-Ti-Pt-Au emitter geometry pattern shadows the emitter mesa side walls, as shown in FIG. 10, thereby permitting self aligned base contacts with normal incidence evaporation. If non-self-aligned base contacts are used, the emitter mesa undercut ensures that close placement misalignment does not result in emitter-base shorting.

DEPR:

In a preferred embodiment of t09/13/2001, EAST version: 1.02.0008,lf-

differ. Ti-Pt-Au films, in thicknesses of 500, 250, and 1500 Angstroms 48 are sequentially evaporated and lifted off. Film thicknesses are deliberately low to ensure that with close to emitter placement, or with self alignment, the top of the base contact will be safely below the emitter metal. Post lift-off clean-ups are essentially the same as with the emitter Ti-Pt-Au process. The structure, with base contacts, is shown in FIG. 11.

#### DEPR:

In a specific embodiment of this invention, the wafers are etched 30 seconds in 40:1 H.sub.2 O:NH.sub.4 OH, rinsed in flowing deionized water, and spin rinse dried. Adhesion promoter is applied, and positive photoresist is spun on, baked, aligned, exposed, developed, ashed 3 minutes at 150 watts, 900 millitorr in a barrel type asher, and baked 30 minutes @ 100.degree. C. The wafers are again ashed 3 minutes at 150 watts, 900 mt in a barrel type asher. At this point, the resist thickness is measured to serve as a rough base line for determining etch depth. The wafers are then dipped 10 seconds in buffered HF to remove native oxides, rinsed in flowing deionized water, and spin rinse dried. The wafers are then etched as with the AlGaAs portion of the emitter etch. Time is set from etch rate determination to remove approximately 7700 angstroms. Proper etch depth is verified both with a step height measurement and a probe for surface breakdown. Wafers are then ashed 1 minute at 150 watts, 900 mt in a barrel type asher, etch cleaned 10 seconds in 1:8:160

prevent metal continuity over resist sidewalls to collector contacts, thus permitting resist liftoff patterning of the collector contact. Resist and excess metal are removed by solvent liftoff, and ashed 5 minutes at 150 watts, 900 millitorr in a barrel type asher to remove organic residues. The resulting structure is shown in FIG. 14.

DEPR:

a. Following the ash step above, wafers are plasma pre-treated at 15 W, 50.degree. C., and 260 millitorr in a gas mixture of Freon 13B1 and CF.sub.4 +8% O.sub.2 to enhance Si.sub.3 N.sub.4 adhesion and reduce plasma induced damage from nitride and oxide deposition.

DEPR:

For example, an embodiment of the invention has been described hereinabove. This embodiment was an HBT of the emitter-up type, i.e. contact was made to an emitter mesa that protrudes from the surrounding substrate. As may be appreciated, the invention described herein may also be applied to HBTs of the collector-up type, an example of which is shown in FIG. 15. This transistor is similar to the emitter-up type in that it comprises a stack of selectively etched semiconductor layers on a semiconductor substrate 49. On the substrate 49 is placed an emitter contact layer 50 of n+ GaAs for example; an emitter layer 52 of n-doped AlGaAs or of GaInP for example; a base layer 54 of p+ GaAs, a buffer layer 56 of GaAs or AlGaAs for example, a collector layer 58 of GaAs

etch rate differential for plasma etchable interconnects or resistors, and good faceting for planarization sloping by ion milling or sputter etching.

CLPR:

1. An ohmic contact to a GaAs surface comprising:

CLPR:

2. The ohmic contact of claim 1 wherein said layer of InGaAs is In.sub.0.5 Ga.sub.0.5 As.

CLPR:

3. The ohmic contact of claim 1 wherein said layer of InGaAs is doped with Si to a concentration of approximately 1.times.10.sup.19 cm.sup.-3.

CLPR:

4. The ohmic contact of claim 1 further comprising a composition of metal on said layer of TiW, said composition of metal containing Au.

CLPR:

5. The ohmic contact of claim 4 wherein said composition of metal comprises Ti, Pt, and Au.

CLPR:

8. The transistor of claim 6 further comprising a composition of metal on said layer of TiW, said composition of metal containing Au.

CLPR:

9. The transistor of claim 6 wherein said layer of InGaAs is In.sub.0.5 Ga.sub.0.5 As.

CLPR:

11. The bipolar transistor of claim 10 wherein said emitter mesa

CLPW:  
a layer of InGaAs atop said first semiconductor layer; and

CLPW:  
a layer of TiW ohmically contacting said layer of InGaAs.